Of the many potential hardware platforms, superconducting quantum circuits have become the leading contender for constructing a scalable quantum computing system. All current architecture designs necessitate a 2D arrangement of superconducting qubits with nearest neighbour interactions, compatible with powerful quantum error correction using the surface code. A major hurdle for scalability in superconducting systems is the so called wiring problem, where qubits internal to a chip-set become inaccessible for external control/readout lines. Current approaches resort to intricate and exotic 3D wiring and packaging technology which is a significant engineering challenge to realize, while maintaining qubit fidelity. Here we solve this problem and present a modified superconducting scalable micro-architecture that does not require any 3D external line technology and reverts back to a completely planar design. This is enabled by a new pseudo-2D resonator network that provides interqubit connections via airbridges. We carried out experiments to examine the feasibility of the newly introduced airbridge component. The measured quality factor of these new inter-qubit resonators is sufficient for high fidelity gates, below the threshold for the surface code, with negligible measured cross-talk. The resulting physical separation of the external wirings and the inter-qubit connections on-chip should reduce cross-talk and decoherence as the chip-set increases in size. This result demonstrates that a large-scale, fully error corrected quantum computer can be constructed by monolithic integration technologies without additional overhead and without special packaging know-hows.
Of the many potential hardware platforms, superconducting quantum circuits have become the leading contender for constructing a scalable quantum computing system. All current architecture designs necessitate a 2D arrangement of superconducting qubits with nearest neighbour interactions, compatible with powerful quantum error correction using the surface code. A major hurdle for scalability in superconducting systems is the so called wiring problem, where qubits internal to a chip-set become inaccessible for external control/readout lines. Current approaches resort to intricate and exotic 3D wiring and packaging technology which is a significant engineering challenge to realize, while maintaining qubit fidelity. Here we solve this problem and present a modified superconducting scalable micro-architecture that does not require any 3D external line technology and reverts back to a completely planar design. This is enabled by a new pseudo-2D resonator network that provides interqubit connections via airbridges. We carried out experiments to examine the feasibility of the newly introduced airbridge component. The measured quality factor of these new inter-qubit resonators is sufficient for high fidelity gates, below the threshold for the surface code, with negligible measured cross-talk. The resulting physical separation of the external wirings and the inter-qubit connections on-chip should reduce cross-talk and decoherence as the chip-set increases in size. This result demonstrates that a large-scale, fully error corrected quantum computer can be constructed by monolithic integration technologies without additional overhead and without special packaging know-hows.
Recently, architecture designs for large-scale quantum computers are becoming more and more comprehensive. This field frequently includes a large amount of quantum engineering specifying how qubits will be manufactured, controlled, characterized and packaged in a modular manner for faulttolerant, error corrected quantum computation [1] [2] [3] [4] [5] . The vast majority of architectures base their design on the surface code because it has one of the highest fault-tolerant thresholds of any error correction code, easing the physical fidelity requirements on the hardware.
Superconducting quantum circuits have emerged as a major contender for a continuous, scalable hardware model for the surface code. Superconducting qubits are fabricated with inter-qubit wirings for nearest neighbor interactions and each * e-mail: tsai@riken.jp individual qubit requires external physical access such as bias lines, control lines, and measurement devices. However, as the 2D array is scaled up, planar accessibility for control lines become a problem. Such challenges are sometime referred to as the wiring problem, where physical qubits in the interior are no longer accessible, in plane, from the edge [6] .
Compared with classical silicon integrated circuits, it is much more difficult to achieve such wiring in superconducting quantum circuits. To individually access every qubit in the 2D qubit array, standard multi-layer wiring technologies for silicon integrated circuits simply cannot be embraced as it generally requires the introduction of decoherence enhancing, low quality inter-layer insulators. Therefore, in the current superconducting systems, many groups are forced to utilize nonmonolithic bulky 3D wiring technologies (see Fig. 1 ), such as flip-chip bonding, Pogo pin and through silicon via (TSV) [7] [8] [9] [10] [11] [12] [13] [14] . These technologies usually occupy a large physical area.
In this paper, we propose a novel design for surface code quantum computation in superconducting architectures that only requires planar control line access to each physical qubit for an arbitrarily large array. For the inter-qubit wirings, it requires a pseudo-2D structure where limited numbers of local 3D connections are needed. Such local 3D wirings can readily be achieved, for example, by a monolithic, low-loss 3D airbridge integrated circuit technology. Thus, with this new layout, it is possible to realize a surface code compatible qubit chip, with a completely monolithic integration circuit technology.
Our new architecture for the surface code is obtained by transforming the 2D qubit array to a bi-linear array. Fig. 1 shows the mapping between before and after the transformation. The square lattice Fig. 1(a) is divided into many columns. Next, the connections between columns are stretched, and then, the columns are folded on top of each other successively, as shown in Fig. 1(b) . The resulted equivalent surface code circuit is a bi-linear array of the original 2D structure.
The folding operations liberate the columns locked deeply inside the original 2D lattice and bring them out to the edges of the bi-linear array. Therefor the external control/readout lines connected to each qubit are accessible from the edges of the chip. This novel arrangement allows all these external connection wirings to be prepared in a completely standard 2D layout.
The advantage gained in the external wiring by the transformation, however, takes a small toll in the inter-qubit wiring between columns. These inter-qubit connections between neighboring columns require multi-level crossings. Nonethe- less, these 3D structures only need to locally hop over interqubit connection lines. Thus, the cross-connections between the columns can be described as pseudo-2D wirings.
Compared to the standard surface code arrangement, the new architecture has the following obvious advantages:
(1) The complete separation of the input/output wirings and inter-qubit wirings. This would suppress the cross-talk between input lines and qubits. Undesired decoherence of qubits would also be prevented.
(2) 2D planar layout of the input/output wirings. These wirings, connecting qubits to external electronics, can be constructed by utilizing the standard 2D wide-band (microwave) wiring technology. Superconducting resonators for the readout of the qubit can also be prepared with the standard 2D co-planar design.
(3) Local 3D (psuedo 2D) wiring. The ends of the interqubit connection lines always end up on the same qubit layer, no matter how many 3D hops are involved in the connection. In such case, the multi-layer crossing for the new architecture could be realized simply by local monolithic 3D structures, such as superconducting airbridges.
In comparison, for the original surface code architecture, the multi-layer wiring grid involves an inter-qubit connection layer and an input/output wiring layer. Therefore, a global multi-layer structures, as shown in Fig. 1(a) , is often adopted, utilizing non-monolithic bulky 3D wiring technologies as mentioned earlier. Moreover, the original square lattice architecture could adopt the local 3D structure (airbriges) for the wire crossings between input/output and inter-qubit connections. However, compared with the new architecture, such arrangement would produce strong cross-talk between external wirings and inter-qubit connection lines (cf. point (1) above).
Consequently, this architecture straightforwardly solves the demanding 3D external wiring problem. As already mentioned, a convenient technology to realize the cross wiring is an airbridge; a monolithic microstructure, developed as a lowloss wiring for superconducting qubits that can be fabricated in several ways, including a well-established standard fabrication process [15, 16] . A large number of airbridges, compared with the number additionally required for this proposal, are always needed to maintain the uniform ground potential for all co-planar waveguide-based architectures.
To scale up the degree of integration, one needs to consider the following: Increasing the number of qubits M in a column (Fig. 1, green and purple columns) would result with longer inter-qubit connection lines with more airbridges. Therefore, one should limit M to a minimally required number for the surface code based computing operation. This limitation posed by the number of airbridges results in a subtle change in the design, compared with the standard 2D array for a surface code architectures.
As detailed in the method section (and shown in Fig. 5 ), by utilizing planar code encoding and lattice surgery [17] for fault-tolerant logic, we can define our computer as a long, rectangular structure consisting of a Linear Nearest Neighbor (LNN) array of logical qubits (requiring compilation of the high level quantum algorithm with LNN constraints [18, 19] ). The width of this array is related to the number of logical qubits while its length is given by the distance of the planar code used to encode each logical qubit. For a distance d quantum code, we require a length M = (2d − 1) qubits with the largest number of airbridges in a single resonator given by M/2. For a heavily error corrected logical qubit, d = 15-20, hence the total number of qubits in a column will be M = 29-39 with a maximum number of airbridges for a given resonator of 15-20.
To make a preliminary evaluation of this new architecture, we fabricated resonator networks involving several basic components of the pseudo-2D cross-connection ( Fig. 1(b) ). The quality factor Q and cross-talk of the cross-resonator network containing crossing airbridges was examined. Fig. 2(a) shows the measured internal quality factor Q i of resonators containing 15 and 20 airbridges in the center conducting lines (Fig. 2(b) ) required for a scalable system, with reference resonators. The quality factor of the resonator with airbridges at center line are more than 2.3 × 10 4 at the power of the single photon level. In comparison with the reference co-planar resonators, the quality factor decreased by about one order of magnitude due to the insertion of airbridges.
To appraise the effect of extra loss resulting from the insertion of airbridges, we simulated an average gate infidelity of a CZ gate in our system, where two qubits are coupled through a damped (lossy) resonator. Fig. 3 is the result of the simulation, showing the infidelity dependence on the quality factor of the resonator Q i . The result indicates that the required Q i for the infidelity threshold of the surface code (1 − F < 1 %) is 1 × 10 3 , and the infidelity is saturated at Q i > 10 4 . These experimental and simulation results strongly suggests this system, with real parameters, is feasible.
The cross-talk between two crossing lines is also evaluated with a resonator network shown in Fig. 4 . The result showed the signal leakage to other lines due to the crossing airbridge was about 35 dB smaller than the through signal.
To conclude, we proposed the novel scalable architecture of a superconducting quantum circuit for the surface codes, where the standard planar 2D wirings can be adopted for external wirings, with the help of an airbridge-incorporated inter-qubit pseudo-2D resonator network. We also carried out the feasibility experimental study of the pseudo-2D resonator network, and showed that there is no fundamental difficulties in realizing it. Our result illustrates that a fault-tolerant, large-scale quantum computer could be constructed by simple monolithic integration technologies. 
ADDITIONAL INFORMATION
The authors declare no competing financial interests. Correspondence and requests for materials should be addressed to J.S.T.
I. METHODS
Information on the simulation: We modeled a part of our system as two qubits coupled via a damped resonator, so the Hamiltonian is
and this indirect-interaction of qubits (last term) is used for the CZ gate. The quantum map E can be derived solving the Lindblad master equation, and then we calculate the average gate (in)fidelity in computational subspace |ψ s between the map E and an ideal CZ gate map E CZ , which is defined as [21] ,
averaged over the Haar measure dψ s . This simulation is performed using Quantum Toolbox in Python (QuTiP) [22] . Logical structure of the computer: Shown in Fig. 5a ) is a 2D array of qubits used for surface code computing, utilizing braid based logic [23] . Logical information is introduced by strategically switching on/off parts of the array to create and manipulate defects, which encode the logical qubits within the computer. The larger the 2D array at the physical layer the more defects can be introduced (number of logically encoded qubits in the computer) or the larger each defect can be (the strength of the error correction). Logic operations are then performed by performing topological braiding of the defects around each other. In Fig. 5a ) we illustrate a lattice that encodes two logical qubits via four pairs of defects (two for each logical qubit) introduced into the lattice (shaded regions). The defects are encoded using a d = 3 surface code, which can correct for arbitrary single qubit errors. In Fig. 5b) we illustrate an encoded CNOT gate using braided logic [24] . Over time, the defects are moved throughout the lattice to enact topological braids, and the circuit is represented via a geometric diagram. The cross-section of the geometric representation of the circuit corresponds to the number of physical qubits required and the third dimension represents the logical computational time.
In this new design, we limit the width of the effective 2D array, but allow for an arbitrary length. This effectively means that our arrangement of logical qubits in the computer becomes a Linear Nearest Neighbor array (LNN). We have a sufficient number of rows in the design to encode a single logical qubit and we have as many columns as necessary to house the total number of logical qubits in the computer (Fig. 5(d) ).
As well as building a pseudo-LNN array of logical qubits, we also envisage that lattice surgery encoded logic will be used instead of braid based logic [17] . In lattice surgery, isolated square patches of planar code (a surface code analogue that can encode a single piece of logical information) are interacted along a boundary to enact multi-qubit logic gates. This reduces the overall physical resource cost of each logical qubit and several results now suggest that lattice surgery techniques will always be more resource efficient when implementing large-scale algorithms [19, 25, 26] .
For a single logical qubit encoded with the planar code, a square 2D array of physical qubits is needed. For a distance d quantum code, a (2d − 1) × (2d − 1) array of physical qubits is sufficient (utilizing rotated planar code lattices [17, 25] can reduce this further but we omit this here for clarity). Illustrated in Fig. 5c ) is a distance d = 3 planar code requiring 25 physical qubits with the associated logical X L and Z L illustrated. In Fig. 5d ) we illustrate the same LNN logical layout of planar code logical qubits that require less physical resources than defect based logical qubits. In Fig. 5d ) you can see that there is an additional column of physical qubits that are spacers between each encoded qubit that is required to perform the lattice surgery operations. It should be noted that the current methods for circuit compilation using lattice surgery still assumes a 2D nearest neighbor arrangement of logically encoded qubits [19, 26] . This is because lattice surgery has two basis classes of operations (merges and splits) over two types of boundaries for each planar code qubit (what are known as rough and smooth). As merge and split operations can only occur on the single boundary between logical qubit regions, we need to be able to convert between smooth and rough boundaries (which was detailed in Ref. [17] ) and hence compilation into this pseudo-LNN logical structure will require some slight modifications over current techniques [19] . However, this won't adversely impact the physical structure of this new architecture.
For a very large error-correcting code, d can be of the order FIG. 5. Braid and lattice surgery based logic on a standard 2D surface code. Fig. a) is how a set of two logical qubits, encoded with a distance d = 3 surface code are introduced as four pairs of defects, where a defect is defined as a region of the surface code where stabilizer checks are switched off (shaded in red). Syndrome qubits in the surface code are illustrated in grey and the defects are assumed to be of Z-type. Fig. b ) is a logical CNOT operation enacted over two logical qubits (the two pairs of white defects). Time is represented vertically and as the circuit is executed, defects are moved to complete topological braids. A quantum circuit is consequently represented as a geometric figure, with a cross-section related to the number of physical qubits needed and the third axis representing the time needed to complete the logic gate. Fig.  c ) is a single planar code logical qubit at d = 3 (not using a rotated lattice [17] for clarity). In this situation, logical qubits are isolated from each other until logic operations via lattice surgery are enacted . Fig d) illustrates the associated logical qubit layout for lattice surgery logic. Each logical qubit is illustrated as the blue shaded region, with an extra column of physical qubits used as the merge/splitting points for lattice surgery logic. Significant physical resources are saved using lattice surgery compared to defect based encoding.
of d = 15 − 20, requiring an array containing 29-39 rows of qubits with 29-39 columns, per logically encoded qubit. Consequently for a quantum computer containing N logical qubits at distance 15 on the planar code, we would utilize an array of 29×(29N + (N −1) ). Here, 29 is the number of qubits in a column, and 29N is the number of columns in the array for each logical qubit and the extra factor of (N − 1) is the spacing region between each logical qubit needed for lattice surgery. This would translate into a bi-linear array, as shown in Fig. 1 , with each set of airbridged cross-resonators having at most (2d − 1)/2 = 15 crossings. The factor of 1/2 comes about due to the fact that alternate resonators can be chosen to contain an airbridge. Hence, while 29 crossings are at required at most, a given resonator will only contain half that number of airbridges.
